

**Kawasumi – U.S. Patent Appln. No. 10/052,779**

a compensation circuit coupled to the drain of the first MOS transistor and the second MOS transistor, the compensation circuit configured to increase the mirror current against a decrease of absolute value of a drain voltage of the second MOS transistor.--

**REMARKS**

Applicant respectfully requests reconsideration of this application and reconsideration of the Office Action dated May 8, 2002.

Upon entry of this Amendment, claims 2, 9-15, 17, 19, 21, and 22 will be pending in this application. New claim 22 is based on claim 2, but it defines the compensation circuit as being configured to increase the mirror current against a decrease of absolute value of a drain voltage of the second MOS transistor. Please charge the necessary fee for new independent claim 22 to Deposit Account No. 19-0733. A separate Fee Transmittal Sheet is attached.

Claims 9-11, 17, 19, and 21 stand rejected under 35 U.S.C. § 112, first paragraph, as allegedly based on a non-enabling disclosure. Applicant respectfully traverses this rejection and requests its reconsideration.

While Applicant does not necessarily agree that the claims or specification were in any way deficient, the claims have been amended as follows: (a) Claims 9 and 17 have been amended to recite a current source; and (b) Claims 17, 19, and 21 have been amended to recite a compensation circuit.

Applicant has not amended claims 19 and 21 to recite a current source or input transistors, as suggested by the Examiner. Claims 19 and 21 relate to power source circuits, like those illustrated, for example, in Figs. 16 and 18, respectively. Applicant respectfully submits that it is not necessary

○ ○

**Kawasumi – U.S. Patent Appln. No. 10/052,779**

to recite a current source (like element 115) or an input transistor (like elements 111 or 112) in order to describe the power source circuits defined in these claims (and illustrated in these figures).

Claims 2, 9-11, 17, 19, and 21 also are rejected under 35 U.S.C. § 112, second paragraph, as allegedly indefinite. Through this Amendment, the claims have been revised to more completely describe the connections and/or relationship between the various claimed elements. Applicant submits that a person of ordinary skill in the art would readily understand the metes and bounds of claims 2, 9-11, 17, 19, and 21.

In view of the foregoing, Applicant respectfully submits that the claims fully comply with the requirements of 35 U.S.C. § 112. Withdrawal of these rejections is respectfully requested.

Claims 2, 9-11, and 19 are rejected under 35 U.S.C. § 102(b) based on Guliani, U.S. Patent No. 5,109,187 (hereinafter “Guliani”). Applicant respectfully traverses this rejection and requests its reconsideration.

Guliani discloses non-volatile memory devices for generating a voltage reference that is independent of the power supply. In Fig. 2, Guliani illustrates a circuit including P-channel devices 32 and 42, along with other associated circuitry. Applicant respectfully submits, however, that this circuitry does not decrease a mirror current against an increase of absolute value of a drain voltage of the second MOS transistor, as recited in Applicant’s claim 2. Also, Applicant respectfully submits that Guliani fails to teach or suggest the various connections recited in independent claims 2, 9, and 19.

Accordingly, Applicant respectfully submits that claims 2, 9-11, and 19 patentably distinguish from Guliani. Withdrawal of this rejection is respectfully requested.

Kawasumi – U.S. Patent Appln. No. 10/052,779

Applicant further submits that the remaining claims also patentably distinguish from the cited art of record. Allowance of these claims is earnestly solicited.

Applicant respectfully submits that this Amendment and the above remarks overcome all of the outstanding rejections in this case, thereby placing the application in condition for immediate allowance. Allowance of this application is earnestly solicited.

If any fees are necessary to facilitate entry and consideration of this Amendment, such as fees under 37 C.F.R. §§ 1.16 or 1.17, the fees can be charged to Deposit Account No. 19-0733. If an extension of time is needed that is not accounted for in the papers filed with this Amendment, then the extension is hereby requested. The necessary extension fee also can be charged to Deposit Account No. 19-0733.

Respectfully Submitted,

BANNER & WITCOFF, LTD.

By: Will - J. P. M. P.  
for Joseph M. Potenza  
Registration No. 28,175  
Reg. No. 34,701

BANNER & WITCOFF, LTD.  
1001 G Street, N.W., 11<sup>th</sup> Floor  
Washington, D.C. 20001  
(202) 508-9100 (Telephone)  
(202) 508-9299 (Facsimile)

Dated: August 8, 2002

MARKED-UP VERSION TO SHOW THE CHANGES MADE

IN THE CLAIMS:

Please amend claims 2, 9-11, 17, 19, and 21 as follows:

2. (Amended) A current mirror circuit comprising:

a current source;

a first MOS transistor having a gate, and a drain connectedcoupled to the gate and the current source, and a source coupled to a first power source;

a second MOS transistor having a gate coupled to the gate of the first MOS transistor, a drain coupled to a second power source, and a source coupled to the first power source, the second MOS transistor being the same channel type as the first MOS transistor, wherein the gate of the first MOS transistor is connected to the gate of the second MOS transistor a mirror current flowing into the drain of the second MOS transistor, the mirror current corresponding to the current source; and

a compensation circuit coupled to the drain of the first MOS transistor and the second MOS transistor, the compensation circuit configured to decrease the that decreases a mirror current against an increase of a drain-source voltage dependence of the mirror current that occurs according to an increase of absolute value of the a drain voltage of the second MOS transistor.

9. (Amended) A current mirror circuit comprising:

a current source;

a first PMOS transistor having a gate, a drain connectedcoupled to the gate and the current source, and a source connectedcoupled to a first power source, the gate of the first PMOS transistor applied a voltage  $V_{g1}$ ;

a second PMOS transistor having a gate connectedcoupled to the gate of the first PMOS transistor, a drain coupled to a second power source, and a source connectedcoupled to the first power source, a mirror current flowing into the drain of the second PMOS transistor, the mirror current corresponding to the current source; and a compensation circuit havingcomprising:

-at least one compensation PMOS transistor, each compensation PMOS transistor having a gate, a source connectedcoupled to the first power source, and a drain connectedcoupled to the drain of the second PMOS transistor; and

—at least one subtracter coupled to the drain of the first PMOS transistor and the second PMOS transistor, each subtracter configured to supply awherein voltage which is higher than the voltage  $V_{g1}$ , which is applied to the gates of the first and the second PMOS transistors is applied to the gate-source of theeach compensation PMOS transistor.

10. (Amended) The current mirror circuit according to claim 9, wherein the compensation PMOS transistor has a gate length and a channel width, respectively, equal to thatthose of the second PMOS transistor.

11. (Amended) The current mirror circuit according to claim 9, wherein each of the subtracters supplies a voltagevoltages expressed by thean arithmetic series  $a_k$  are applied to the gate-source of the at least one compensation PMOS transistor respectively, where  $a_k$  is the arithmetic series equal to:

$$V_{g1} - kV_{d1} \quad (k = 1, 2, \dots, n), \text{ wherein}$$

$V_{d1}$  is the drain-source voltage of the second transistor,

$V_{g1}$  is the gate-source voltage of the second transistor, and

n is the number of the NMOSPMOS transistors of the compensation circuit.

17. (Amended) A current mirror circuit comprising:

a current source;

a first group of at least two PMOS transistors connected in series, wherein each of the first group of PMOS transistors has a gate, a drain connectedcoupled to the gate, and a source, wherein the source of a first PMOS transistor of the first group of PMOS transistors is coupled to a first power source, wherein the first PMOS transistor of the first group of PMOS transistors is defined as being electrically closest to the first power source;

a second group of PMOS transistors connected in series, wherein the number of PMOS transistors in the second group of PMOS transistors is equal to the number of PMOS transistors in the first group of at least two PMOS transistors, each of PMOS transistor of the second group has having a gate connectedcoupled to the gate of a corresponding to PMOS transistor of the first group, a drain, and a source, wherein the source of a first PMOS transistor of the second group of PMOS transistors is coupled to the first power source, wherein the first PMOS transistor of the second group of PMOS transistors is defined as being electrically closest to the first power source, wherein the drain of a last PMOS transistor of the second group of PMOS transistors is coupled to a second power source, wherein the last PMOS transistor of the second group of PMOS transistors is defined as being electrically furthest from the first power source; and

a compensation circuit comprising:

a third group of PMOS transistors connected in series, wherein to the second group of NMOS transistors, the number of PMOS transistors in the third

group of PMOS transistors is equal to the number of PMOS transistors in the second group of PMOS transistors, each of the third group of PMOS transistors connects in series, transistors having a gate, a source, and a drain, wherein the source of a first PMOS transistor of the third group of PMOS transistors is coupled to the first power source, wherein the first PMOS transistor of the third group of PMOS transistors is defined as being electrically closest to the first power source, wherein the drain of a last PMOS transistor of the third group of PMOS transistors is coupled to the second power source, wherein the last PMOS transistor of the third group of PMOS transistors is defined as being electrically furthest from the first power source; and

a group of subtracters, each subtracter coupled to the drain of a corresponding PMOS transistor of the first group, the source of a corresponding PMOS transistor of the second group, and the gate of a corresponding PMOS transistor of the third group, each subtracter configured to supply difference voltages between gate-source voltages and drain-source voltages of the corresponding second group of PMOS transistors to the gate  
wherein the source of the last PMOS transistor of the first group of PMOS transistors, the second group of PMOS transistors, and the third group of PMOS transistors are each connected to a power source, the drain of the last PMOS transistor of the second and third groups of PMOS transistors are mutually connected, difference voltages between gate-source voltages and each drain-source voltage of the each second group of PMOS transistors are applied to the

gate source of the third PMOS transistors in the same position in series as the second group of PMOS transistors respectively.

19. (Amended) A power source circuit comprising:

a first PMOS transistor having a source connected to a power supply voltage first power source, a gate, and a drain coupled to a second power source; and  
a compensation circuit comprising:

at least one or more than one compensation PMOS transistor, each compensation PMOS transistor having a gate, a source coupled to the first power source, and a drain coupled to the second power source and the drain of the first PMOS transistor; and

more than one subtracter, each subtracter coupled to the gate of a corresponding compensation PMOS transistor, each subtracter configured to supply voltage

wherein the respective drains of the compensation PMOS transistors are each connected to the drain of the first PMOS transistor,

the source of the compensation PMOS transistor is connected to the power supply voltage, and

voltages expressed by an arithmetic series  $a_k$  are applied to the gate-source voltage gate of each the corresponding compensation PMOS transistor, where the  $a_k$  is the arithmetic series equal to:

$$V_{g1} - kV_{d1} \quad (k = 1, 2, \dots, n), \text{ wherein}$$

$V_{d1}$  is the drain-source voltage of the first transistor,

$V_{g1}$  is the gate-source voltage of the first transistor, and

n is the number of the PMOS transistors of the compensation circuit.

21. (Amended) A power source circuit comprising:

a first PMOS transistor group having at least two or more PMOS transistors connected in series, wherein a source of a first PMOS transistor of the first PMOS transistor group is coupled to a first power source, wherein the first PMOS transistor is defined as being electrically closest to the first power source, wherein a drain of a last PMOS transistor of the first PMOS transistor group is coupled to a second power source, wherein the last PMOS transistor is defined as being electrically furthest from the first power source; and

a compensation circuit comprising:

a second NMOS/PMOS transistor group having at least two or PMOS transistors connected in series, wherein a source of a first PMOS transistor of the second PMOS transistor group is coupled to the first power source, wherein the first PMOS transistor is defined as being electrically closest to the first power source, wherein a drain of the last PMOS transistor of the second PMOS transistor group is coupled to the second power source, wherein the last PMOS transistor is defined as being electrically furthest from the first power source; and

a group of subtracters, each subtracter coupled to a gate of a corresponding PMOS transistor of the second PMOS transistor group, each subtracter configured to supply  
wherein the source of the last PMOS transistor of the first PMOS transistor group  
and the second PMOS transistor group are each connected to a ground voltage, where the  
source of last PMOS transistor of a group of PMOS transistors is defined as the source  
terminal closest to a power source,

the drain of the last PMOS transistor of the first PMOS transistor group and the second PMOS transistor group are each mutually connected, where the last drain terminal of a group of PMOS transistors is defined as the drain terminal furthest from a power source, and

difference voltages between gate-source voltages and drain-source voltages of the each corresponding first group of PMOS transistor are applied to the gate source of the second PMOS transistor which is in the same position in series as the first group of PMOS transistors.



## CURRENT MIRROR CIRCUIT AND CURRENT SOURCE CIRCUIT

### CROSS REFERENCE TO RELATED APPLICATIONS

[01] This application is a Divisional of U.S. Application Serial No. 09/449,382 filed on November 24, 1999, now U.S. Patent No. 6,388,508, issued May 14, 2002. This application, which claims the benefit of priority under 35 USC 119 based on Japanese patent application P10-338008, filed November 27, 1998, the entire contents of which are incorporated by reference herein.

### BACKGROUND OF THE INVENTION

[02] 1. Field of the Invention

[03] This invention relates to a current mirror circuit suitable for use with a lower voltage power supply.

[04] 2. Description of Related Art

[05] Current mirror circuits have previously comprised MOS (Metal Oxide semiconductor) transistors, and such mirror circuits are used with various semiconductor circuits. Figure 1 illustrates static characteristics of an NMOS transistor. The horizontal axis indicates the drain source voltage  $V_{ds}$  applied to an NMOS transistor, and the vertical axis indicates the drain current  $I_d$ . The relation between  $I_d$  and  $V_{ds}$  is shown as the gate source voltage  $V_{gs}$  changes. The dotted line in Figure 1 represents a boundary of two regions that exist between  $I_d$  and  $V_{ds}$ . One region is on the left side of the dotted line is called the "triode region," where  $I_d$  is represented by equation I.

When  $(V_{gs} - V_t) > V_{ds}$ ,

$$I_d = \beta [(V_{gs} - V_t) V_{ds} - 1/2 V_{ds}^2] \quad (I)$$

Where,  $V_t$  is the threshold voltage of the MOS transistor.

RECEIVED  
AUG 12 2002  
TECHNOLOGY CENTER 2800

[06] The other region is on the right side of the dotted line and is called the “pentode region,” where  $I_d$  is represented by equation II.

When  $(V_{gs} - V_t) < V_{ds}$ ,

$$I_d = 1/2\beta (V_{gs} - V_t)^2 \quad (\text{II})$$

[07] The dotted line ~~by which that~~ divides these two regions is represented by equation III.

$$V_{gs} - V_t = V_{ds} \quad (\text{III})$$

[08] Moreover, when the conditions of equation IV occur, the NMOS transistor hardly allows current to flow.

$$V_{gs} < V_t \quad (\text{IV})$$

[09] A similar relationship also occurs in a PMOS transistor. Figure 2 shows a circuit where the two NMOS transistors M0 and M1 are connected, where the length of the gate and the width of the channel of both NMOS transistors M0 and M1 are equal.

[10] Because the gate terminal and the drain terminal are short-circuited, the NMOS transistor M0 operates within the range of the pentode region regardless of the current flow of constant current source 101. The gate-source voltage of NMOS transistor M1 is equal to the voltage between the gate and the source of M0. Therefore, when the drain-source voltage is sufficiently high, NMOS transistor M1 operates within the range of the pentode region. This circuit is called a current mirror circuit because it is used to make the drain current of NMOS transistor M1 equal to the drain current of NMOS transistor M0.

[11] In this current mirror circuit of the related art, the current flowing in NMOS transistor M1 decreases when the drain-source voltage of the transistor M1 decreases, and the transistor M1 begins to operate in the triode region. As a result, the current value that flows in NMOS transistor M0 differs from that of NMOS transistor M1, and the current mirroring deteriorates.

[12] Recently, semiconductor circuits have been required to operate on lower supply voltages. When current mirror circuits such as the one shown in Figure 2 operate on a lower supply voltage, the drain-source voltage of the NMOS transistor M1 drops, and the operation margin of the current mirror decreases.

[13] In the pentode region,

$$V_{gs} - V_t < V_{ds} \quad (V)$$

Then, it is possible to avoid this problem by lowering the threshold voltage of  $V_t$  for M0 and M1. However, the circuits having transistors ~~which have with~~ a lowered threshold voltage are excessively costly to manufacture.

[14] Moreover, the drain current of the pentode region is shown more accurately by the next expression.

When  $(V_{gs} - V_t < V_{ds})$ ,

$$I_d = 1/2\beta (V_{gs} - V_t)^2 (1 + \lambda V_{ds}) \quad (VI)$$

where  $\lambda$  is a fitting parameter.

[15] Even if NMOS transistor M1 operates in the pentode region, an accurate current mirroring cannot be obtained because the drain current of M1 has dependency on the drain-source voltage. To address this problem, the circuit shown in Figure 3 has been proposed. NMOS transistors are placed in series in order to suppress changes of the drain voltage of transistor M11, which mirrors the current. Decreasing the operation margin associated with lower supply voltages has occurred ~~since by~~ connecting a compensation means, such as transistor M11, to a mirror current circuit in series, and this technique runs counter to the trend of using lower voltages for semiconductor circuits.

## SUMMARY OF THE INVENTION

[16] One object of this present invention is to solve the above-mentioned problems of the prior art by providing a current mirror circuit that can increase the lower supply voltage operation margin of the current mirror operation, thereby obtaining an excellent current mirror circuit, even with a low-voltage power supply, and alleviating the drain-source dependency of the mirror current.

[17] ~~According to one~~ One aspect of the present invention, ~~relates to~~ a circuit that provides an excellent mirror current that does not deteriorate, even when the power source becomes a lower supply voltage. In a presently preferred embodiment, ~~A~~ a mirror current flows in a first MOS transistor when a constant current flows in the MOS transistor from a current source. An operational unit outputs the difference between voltage  $V_{g1}$  of the gate of the MOS transistor and voltage  $V_{d1}$  of the drain, and applies this difference to the gate of a second MOS transistor. When the power-supply voltage of this circuit becomes lower and the absolute value of  $V_{d1}$  decreases, the MOS transistors enter the triode region, and the mirror current decreases. When the absolute value of  $V_{d1}$  decreases, because the difference between  $V_{g1}$  and  $V_{d1}$  becomes larger, the drain current of the second MOS transistor increases, and the amount by which the mirror current decreases is counterbalanced.

## BRIEF DESCRIPTION OF DRAWINGS

[18] Figure 1 illustrates the static characteristics of ~~plotting~~ the drain current against the drain-source voltage of ~~the~~ an NMOS transistor.

[19] Figure 2 is a circuit diagram showing an example of a current mirror circuit of related art

[20] Figure 3 is a circuit diagram showing another example of a current mirror circuit of related art.

[21] Figure 4 is a circuit diagram of a first embodiment of a current mirror circuit of the present invention.

[22] Figure 5 is a plot of the relationship between the drain current and the voltage drain of the NMOS transistor.

[23] Figure 6 is a circuit diagram of a second embodiment of a current mirror circuit of the present invention.

[24] Figure 7 is a circuit diagram of a third embodiment of a current mirror circuit of the present invention.

[25] Figure 8 is a circuit diagram of a fourth embodiment of a current mirror circuit of the present invention.

[26] Figure 9 is a circuit diagram of a fifth embodiment of a current mirror circuit of the present invention.

[27] Figure 10 is a circuit diagram of a sixth embodiment of a current mirror circuit of the present invention.

[28] Figure 11 is a circuit diagram of a seventh embodiment of a current mirror circuit of the present invention.

[29] Figure 12 is a circuit diagram of an eighth embodiment of a current mirror circuit of the present invention.

[30] Figure 13 is a circuit diagram of a ninth embodiment of a current mirror circuit of the present invention.

[31] Figure 14 is a circuit diagram of a tenth embodiment of a current mirror circuit of the present invention.

[32] Figure 15 is a circuit diagram of an eleventh embodiment of a current source circuit of the present invention.

[33] Figure 16 is a circuit diagram of a twelfth embodiment of a current source circuit of the present invention.

[34] Figure 17 is a circuit diagram of a thirteenth embodiment of a current source circuit of the present invention.

[35] Figure 18 is a circuit diagram of a fourteenth embodiment of a current source circuit of the present invention.

#### DETAILED DESCRIPTION OF EMBODIMENTS

[36] Various embodiments of the present invention will be described with reference to the accompanying drawings. It is to be noted that the same or similar reference numerals are applied to the same or similar parts and elements throughout the drawings, and the description of the same or similar parts and elements will be omitted or simplified.

[37] Figure 4 is a circuit diagram according to a first embodiment of a current mirror circuit of the present invention. The current mirror circuit includes NMOS transistors 111 and 112. The current mirror circuit further includes a compensation circuit to improve the effects of the current mirror circuit. The compensation circuit includes a subtracter 114 and an NMOS transistor 113. The result of the subtracter 114 is input to the gate of NMOS transistor 113. The subtracter 114 is a circuit that outputs the voltage difference between two input signals to at the output terminal. The subtracter 114 includes an operational unit 141 and a plurality of resistors R (R<sub>1</sub>-R<sub>4</sub>). The voltage V<sub>g1</sub> of the gates of the NMOS transistors 111 and 112, as well as the voltage V<sub>d1</sub> of the drain of the NMOS transistor 112 are input to the subtracter 114, and the subtracter 114 subtracts V<sub>d1</sub> from V<sub>g1</sub>. The result (V<sub>g1</sub>-V<sub>d1</sub>) is output to the gate of the NMOS transistor 113. In comparison to the on-resistance regarding the operating point of the transistor 112 and the transistor 113,

the resistance values of the four resistors  $R_1$  to  $R_4$  are made sufficiently large enough to restrain  $V_{g1}$  and  $V_{d1}$  from the fluctuations.

[38] The NMOS transistor 111 operates in the pentode region because the drain and the gate are connected, and current  $I$  generated from the constant-current source 115 flows through the drain and the source of NMOS transistor 111. Here, suppose the drain-source voltage  $V_{d1}$  of NMOS transistor 112 is sufficiently high so that NMOS transistor 112 is operating in the pentode region. The gate-source voltage  $V_{g1}$  of NMOS transistor 112 is the same as the NMOS transistor 111, and therefore the current  $I$  is the same as the current between the drain and the source of NMOS transistor 112. The operational unit 141 subtracts  $(V_{g1} - V_{d1})$ , and applies the result to the gate of the NMOS transistor 113. However, when  $(V_{g1} - V_{d1})$  becomes negative, 0V is acceptable as the gate voltage of NMOS transistor 113.

[39] When drain-source voltage  $V_{d1}$  decreases because the circuit is operating with a lower supply voltage, NMOS transistor 112 operates in the triode region, and the mirror current that flows in NMOS transistor 112 decreases. However, when  $V_{d1}$  decreases, the value of  $V_{g1} - V_{d1}$  increases, and the current that flows in NMOS transistor 113 increases. This replenishes the decrease of the mirror current that flows in NMOS transistor 112 and makes the sum of the current that flows in transistors 112 and 113 almost uniform. As a result, the mirror current operation region will extend even when the circuit is operating with a lower supply voltage.

[40] The following is a quantitative explanation of the above-mentioned operation.

[41] The drain current of NMOS transistor 112 is represented as follows:

If  $V_{g1} < V_t$ , then  $I_d = 0$

If  $V_{d1} < (V_{g1} - V_t)$ , then  $I_d = \beta [(V_{g1} - V_t) V_{d1} - 1/2 V_{d1}^2]$

If  $V_{d1} > (V_{g1} - V_t)$ , then  $I_d = 1/2\beta (V_{g1} - V_t)^2$

Therefore, when the drain-source voltage is smaller than  $V_{g1}-V_t$ , the current that is mirrored decreases according to the desired value.

[42] On the other hand, when the voltage between the gate and the source is  $V_{g1}-V_{d1}$ , the following represents the drain current of NMOS transistor 113:

If  $V_{g1}-V_{d1} < V_t$ , then  $I_d = 0$

If  $V_{d1} < (V_{g1} - V_t)/2$ , then  $I_d = \beta [(V_{g1} - V_d - V_t) V_{d1} - 1/2 V_{d1}^2]$

If  $V_{d1} > (V_{g1} - V_t)/2$ , then  $I_d = 1/2\beta (V_{g1} - V_{d1} - V_t)^2$   
 $= 1/2\beta(V_{g1} - V_t)^2 - \beta [(V_{g1} - V_t) V_{d1} - 1/2 V_{d1}^2]$

[43] The sum of the currents for NMOS transistors 112 and 113 becomes as follows:

If  $V_{g1} < V_t$ , then  $I_d = 0$

If  $V_{d1} < (V_{g1} - V_t)/2$ ,

then  $I_d = \beta [(V_{g1} - V_t) V_{d1} - 1/2 V_{d1}^2] + \beta [(V_{g1} - V_{d1} - V_t) V_{d1} - 1/2 V_{d1}^2]$   
 $= \beta [(V_{g1} - 2V_{d1} - V_t) V_{d1} - 1/2 V_{d1}^2]$

If  $V_{d1} > (V_{g1} - V_t)/2$ , then  $I_d = 1/2\beta(V_{g1} - V_t)^2$

[44] Therefore, if the drain-source voltage is larger than  $(V_{g1}-V_t)/2$ , the sum total of the flowing current becomes constant. Accordingly, as indicated by the line Q in Figure 5, even if during operation the drain-source voltage lowers to  $(V_{g1}-V_t)/2$ , the mirroring of the current will not deteriorate. Compared to line P of the related art, the region of the current mirror expands into the low voltage region by at least  $(V_{g1}-V_t)/2$ . By adding the compensation circuit including the subtraction circuit 114 and the NMOS transistor 113, the characteristics of the current mirror are able to expand into a region with low voltage.

[45] Figure 6 is a circuit diagram of a second embodiment of a current mirror circuit of the present invention. The second embodiment of Figure 6 uses similar corresponding parts

as the first embodiment indicated in Figure 4, and has been appropriately abbreviated to avoid redundancy. In this embodiment, a similar result has been achieved with the circuit layout as the first embodiment. The circuit in this embodiment includes PMOS transistors 121, 122, and 123, which have the opposite channel type as the NMOS ~~transistor~~ ~~transistors~~ of the first embodiment.

[46] Figure 7 is a circuit diagram of a third embodiment of a current mirror circuit of the present invention. The third embodiment of Figure 7 uses similar corresponding parts as the first embodiment indicated in Figure 4, but has been appropriately abbreviated. In this embodiment, the current mirror circuit includes NMOS transistors 111 and 112. Connected to the current mirror circuit in multiple stages are a plurality of NMOS transistors 113<sub>1</sub>, 113<sub>2</sub>, . . . , 113<sub>(n-1)</sub> and subtracters 141<sub>1</sub>, 141<sub>2</sub>, . . . , 141<sub>(n-1)</sub>. Thus,  $V_{g1}-V_{d1}$ , which is the result of subtracter 141<sub>1</sub>, is input to the gate of NMOS transistor 113<sub>1</sub> in the first stage. And  $V_{g1}-2V_{d1}$ , which is the result of the subtracter 141<sub>2</sub>, is input to the gate of NMOS transistor 113<sub>2</sub> in the second stage. And so on until the last subtracter 141<sub>(n-1)</sub>.

[47] Therefore, the values of the arithmetic series of  $V_{g1}-V_{d1}$  to  $V_{g1}-(n-1)V_{d1}$  are applied to each NMOS ~~transistor~~ ~~transistor~~ 113<sub>1</sub>, 113<sub>2</sub>, . . . , 113<sub>(n-1)</sub>. In other words, voltages of the arithmetic series of  $a_k$  are applied to the gate-source of the NMOS compensation transistor respectively, where  $a_k$  is the arithmetic series equal to  $V_{g1}-kV_{d1}$  ( $k = 1, 2, \dots, n-1$ ),  $V_{d1}$  is the drain-source voltage of the second transistor,  $V_{g1}$  is the gate-source voltage of the second transistor, and  $n$  is the number of the NMOS transistors of the compensation circuit.

[48] As a result, each stage of the compensation circuit operates in a similar way as the compensation circuit in Figure 4. In this embodiment of the present invention, the sum of the current of sources of NMOS transistors 113<sub>1</sub>, 113<sub>2</sub>, . . . , 113<sub>(n-1)</sub> and the current source of NMOS transistor 112 come from the mirror current of NMOS transistor 112. Moreover, it is possible to expand the current mirror characteristics to an operation with a low voltage to a greater extent than that of the first embodiment because the third

embodiment has a compensation circuit that is connected in multiple stages. Therefore, excellent current mirror characteristics can be obtained, especially with a semiconductor circuit that is operating on a lower supply voltage.

[49] Figure 8 is a circuit diagram of a fourth embodiment of a current mirror circuit of the present invention. The fourth embodiment of Figure 8 uses similar corresponding parts as the third embodiment indicated in Figure 7, and has been appropriately abbreviated. In the fourth embodiment, the current mirror circuit includes NMOS transistors 111, 112, and a compensation circuit. The compensation circuit includes a plurality of NMOS transistors 113<sub>1</sub>, 113<sub>2</sub>, etc. and subtracters 151<sub>1</sub>, 151<sub>2</sub>, etc. Connected to the current mirror circuit in multiple stages is the plurality of NMOS transistors 113<sub>1</sub>, 113<sub>2</sub>, etc., and subtracters 151<sub>1</sub>, 151<sub>2</sub>, etc. The subtracters 151<sub>1</sub>, 151<sub>2</sub>, etc., input and subtract the drain voltage and the gate voltage of NMOS transistor 112. That is, the subtracter 151<sub>1</sub> outputs  $V_{g1} - V_{d1s}$  and the result of this subtraction is input to the gate of NMOS transistor 113<sub>1</sub>. And subtracter 151<sub>2</sub> outputs  $V_{g1} - 2V_{d1}$ , and the result of this subtraction is input to the gate of NMOS transistor 113<sub>2</sub>. A similar operation occurs as that shown in Figure 7. As a result, an excellent current-mirror operation can be obtained, even when the semiconductor circuit is used under ~~conditions of~~ lower supply voltage conditions.

[50] Moreover, in the fourth embodiment, similar to the third embodiment as shown in Figure 7, for the individual subtracters 151<sub>1</sub>, 151<sub>2</sub>, etc., the operation does not occur by using the operation result of the subtracter of the previous stage. Therefore, even if the compensation circuit is connected in multiple stages, the speed of the response does not worsen even with a lower supply voltage.

[51] Figure 9 is a circuit diagram of a fifth embodiment of a current mirror circuit of the present invention. The current mirror circuit includes transistors 111, 112, and a compensation circuit. The compensation circuit includes a PMOS transistor 116 and a level converter 117. Current is supplied to the drain of NMOS transistor 112 through PMOS transistor 116. The bias voltage is applied to the gate-drain of PMOS transistor 116 through the level converter 117.

[52] The gate-drain voltage shown as monotonous decrease function of drain-source voltage is applied to the gate of PMOS transistor 116. Then, the bias voltage applied to the gate of the PMOS transistor 116 comes into decreasing as increasing in the voltage  $V_{d1}$  of the drain of the NMOS transistor 112. Then the current in the PMOS transistor 116 ~~increases~~increases, the current in the NMOS transistor 112 comes into decreasing. Then, though drain-source voltage  $V_{d1}$  increases, the mirror current is constantly maintained.

[53] Therefore, ~~In~~in this embodiment, adding the PMOS transistor 116 and the level converter 117 to the NMOS transistor 112, the drain-source voltage dependency of the mirror current in the pentode region of NMOS transistor 112 can be alleviated.

[54] Figure 10 is a circuit diagram of a sixth embodiment of a current mirror circuit of the present invention. The sixth embodiment of Figure 10 uses similar corresponding parts as the fifth embodiment illustrated in Figure 9, and has been appropriately abbreviated. The current mirror circuit includes PMOS transistors 121, ~~and~~ 122, and a compensation circuit. The compensation circuit includes an NMOS transistor 124, and a level converter 117. The NMOS transistor 124 is connected to the drain of the PMOS transistor 122. The mirror current is almost held at a fixed value because the gate of the NMOS transistor 124 is connected to the source through the level converter 117 that is a monoaddition function for the absolute value of the source-drain voltage. Therefore, the gate of the NMOS transistor 124 constantly maintains the mirror current that flows from the PMOS transistor 122. This sixth embodiment can also alleviate the dependency of the drain-source voltage on the mirror current in the pentode region of the PMOS transistor 122.

[55] Figure 11 is a circuit diagram of a seventh embodiment of a current mirror circuit of the present invention. The seventh embodiment of Figure 11 uses similar corresponding parts as the fifth embodiment illustrated in Figure 9 and has been appropriately abbreviated. The current mirror circuit includes NMOS transistors 111, 112, a PMOS transistor 116, and a level converter 117. The drain of NMOS transistor 111 is connected to the PMOS transistor 116, and current source 115 is connected to the drain of the NMOS transistor 111.

111. Moreover, the gate of the PMOS transistor 116 is connected to the drain of NMOS transistor 112 to supply a bias voltage through the level converter 117 which has monotonous increase function.

- [56] The gate-source voltage expressed by a monotonous increase function of drain-source voltage is applied to the gate of PMOS transistor 116. Then, the bias voltage applied to the gate of the PMOS transistor 116 comes into increasing as increasing in the voltage  $V_{d1}$  of the drain of the NMOS transistor 112, so that current added to the current from the current source 115 decreases. Therefore, though mirror current in the NMOS transistor 112 decreases, the increasing of mirror current by increasing voltage  $V_{d1}$  is offset by the decreasing mirror current in the NMOS transistor 112. Then the mirror current is constantly maintained.
- [57] Therefore, in the seventh embodiment, the drain-source voltage dependency of the mirror current in the pentode region of PMOS transistor 116 can be alleviated.
- [58] Figure 12 is a circuit diagram of an eighth embodiment of a current mirror circuit of the present invention. The eighth embodiment of Figure 12 uses similar corresponding parts as the eighth-sixth embodiment illustrated in Figure 10, ~~but~~ and has been appropriately abbreviated. In the eighth embodiment, PMOS transistors are employed in the circuit. The current mirror circuit includes PMOS transistors 121, 122, an NMOS transistor 124, and a level converter 117. The NMOS transistor 124 is connected to the drain of the PMOS transistor 121. The gate of the NMOS transistor 124 is connected to the source of the PMOS transistor 122 through level converter 117 which has monotonous decrease function of the absolute value of the drain-source voltage. When a change occurs in the drain voltage of the PMOS transistor 122, the NMOS transistor 124 causes the drain current of the PMOS transistor 121 to change. This allows the mirror current of the PMOS transistor 122 to remain stable and constant. Therefore the eighth embodiment alleviates the drain-source voltage dependency of the mirror current in the pentode region of the PMOS transistor 122.

[59] Figure 13 is a circuit diagram of a ninth embodiment of a current mirror circuit of the present invention. The current mirror circuit includes NMOS transistors 111 and 118, NMOS transistors 112 and 119, which are respectively connected in series, and a compensation circuit.

[60] The compensation circuit includes subtracters 133, and 134, and NMOS transistors 131, and 132 and 132. The subtracter 133 is connected to the drain of the NMOS transistor 112 as input. Also the subtracter 133 is connected to the gate of the NMOS transistor 131 as output. The subtracter 134 is connected to the drain of the NMOS transistor 119 as input. Also the subtracter 134 is connected to the gate of the NMOS transistor 132 as output. The drain of the NMOS transistor 131 is connected to the drain of the NMOS transistor 112. And the source of the NMOS transistor 131 is connected to the drain of the NMOS transistor 132. The source of the NMOS transistor 132 is connected to the ground voltage. That is, the NMOS ~~transistor 131~~ transistor 131 and NMOS transistor 132 ~~is~~ are connected in series.

[61] In this embodiment, subtracter 133 subtracts drain-source voltage  $V_{d1}$  from gate-source voltage  $V_{g1}$  of the NMOS transistor 112, and applies the result to the gate-source of the NMOS transistor 131. The subtracter 134 subtracts drain-source voltage  $V_{d2}$  from gate-source voltage  $V_{g2}$  of the NMOS transistor 119, and applies the result to the gate-source of NMOS transistor 132.

[62] Owing to the compensation circuit, the decrease of the mirror current of each stage including the NMOS transistors 111 and 112 as well as the NMOS transistors 118 and 119 and 119 because of the lower supply voltage is offset by the current that flows in the NMOS transistors 131 and 132. As a result, the stabilized sum of the drain currents that flow through the NMOS transistor 119 and 132 makes the mirroring not deteriorate in spite of a lower supply voltage. And. Additionally, the region of the mirror current expands to the low-voltage region even more than the related art.

[63] In the ninth embodiment, ~~The~~ the mirror current characteristics can be expanded to the low-voltage region ~~to employ by employing~~ the compensation circuit including subtracters 133, and 134, and NMOS transistors 131, and 132. Therefore, even with the lower supply voltage of a semiconductor circuit, the good characteristics of a mirror current can be obtained. Moreover, the current mirror circuit in series can ease the dependency of the drain-source voltage of the mirror current in the pentode region.

[64] ~~Though in~~ In the ninth embodiment as illustrated in Figure 13, the NMOS transistors 111 and 112 as well as the NMOS ~~transistor~~ transistors 118 and 119 were made into a two-stage series circuit. Performance can also be improved in ~~the case of the where~~ three or more series stages are used. More performance can be achieved in ~~the~~ case of a compensation circuit including NMOS ~~transistor~~ 131 ~~transistor~~ 131, subtracter 133, NMOS ~~transistor~~ 132 ~~transistor~~ 132, and subtracter 134 ~~has as~~ a plurality of NMOS transistors and subtracters connected as illustrated in Figures 7 and 8.

[65] Figure 14 is a circuit diagram of a tenth embodiment of a current mirror circuit of the present invention. The current mirror circuit includes PMOS transistors 121 and 122, PMOS transistors 125 and 126, which are respectively connected in series, and a compensation circuit.

[66] The compensation circuit includes PMOS transistor 127 and subtracter 129 as well as PMOS transistor 128 and subtracter 130. The operation of the tenth embodiment is similar to that of the eighth embodiment, with ~~the~~ similar results. In the tenth embodiment as well, performance can be improved with a structure that connects a plurality of compensation circuits or multistage current mirror circuits. An excellent mirror current can be obtained by increasing the lower supply voltage operation margin of the current-mirror operation, even with a low-voltage power supply. Moreover, the dependency of drain-source voltage of the mirror current is alleviated.

[67] A current mirror circuit includes a circuit that references a current and another circuit that replicates the referenced current. Therefore, the concept of the present invention can also be used in the following ways to make a current source circuit

[68] Figure 15 is a circuit diagram of an eleventh embodiment of a current source circuit of the present invention. In this embodiment,  $n$  NMOS compensation transistors  $215_1, 215_2, \dots, 215_n$  ( $n$  is the number of NMOS transistors) are connected in parallel with a current source, these. These transistors include a NMOS transistor  $215_0$  to which applied voltage  $V_{g1}$  is applied to the gate-source, and also applied voltage  $V_{d1}$  is applied to the drain-source. An applied voltage  $(V_{g1}-V_{d1})$  is applied to the gate of NMOS transistor  $215_1$ . An applied voltage  $(V_{g1}-2V_{d1})$  is applied to the gate of NMOS transistor  $215_2$ . Similarly, an applied voltage  $(V_{g1}-nV_{d1})$  is applied to the gate of NMOS transistor  $215_n$ . The voltages that apply applied to these NMOS transistors can express as an arithmetic series. The first term of the arithmetic series is  $V_{g1}-V_{d1}$ , the last term is  $V_{d1}-nV_{d1}$ , and difference between each term is  $-V_{d1}$ .

[69] When voltage  $V_{d1}$  decreases, the NMOS transistor  $215_0$  comes to operate in the triode region, and the current that flows in the NMOS transistor  $215_0$  decreases. When the voltage  $V_{d1}$  decreases, then the voltages  $(V_{g1}-V_{d1}), (V_{g1}-2V_{d1}), \dots, (V_{g1}-nV_{d1})$  increase respectively. And also the current that flows through NMOS transistors  $215_1, 215_2, \dots, 215_n$  increases respectively. Because of the compensation of the decrease, the sum total of the current which flows through NMOS transistors  $215_0, 215_1, 215_2, \dots, 215_n$  can nearly be made constant. Therefore, the constant current region becomes extended under conditions of lower supply voltage, and the characteristics of constant-current source can be improved even if the semiconductor circuit operates in a low supply voltage.

[70] Figure 16 is a circuit diagram of an eleventh a twelfth embodiment of a current source circuit of the present invention. In this embodiment, PMOS transistors are employed. The current source made from PMOS transistor  $216_0$  is connected in parallel with the compensation PMOS transistors  $216_1, 216_2, \dots, 216_n$ . Therefore, the eleventh twelfth embodiment has a similar operation and result as the tenth eleventh embodiment.

[71] Figure 17 is a circuit diagram of a ~~twelfth-thirteenth~~ embodiment of a current source circuit of the present invention. The ~~twelfth-thirteenth~~ embodiment includes a power source of n NMOS transistors  $217_1, 217_2, \dots, 217_n$  connected in series and a compensation circuit having n compensation NMOS transistors  $219_1, 219_2, \dots, 219_n$  connected in series. Between the gate and the source for each compensation NMOS transistor  $219_1, 219_2, \dots, 219_n$ , the voltage ( $V_{gi} - V_{di}$ ) is applied, wherein  $V_{di}(i = 1 \text{ to } n)$  is the drain-source voltage and  $V_{gi}(i = 1 \text{ to } n)$  is the gate-source voltage of the transistors  $217_1, 217_2, \dots, 217_n$ , which form the power source.

[72] Moreover, the drain of compensation NMOS transistor  $219_n$  and NMOS transistor  $217_n$ , which forms the current source, are connected together respectively. The sources of NMOS transistor  $217_1$  and compensation NMOS transistor  $219_1$  are each connected to the ground voltage. When the circuit operates in a lower supply voltage, the transistors  $217_1, 217_2, \dots, 217_n$  shift from the pentode region to the triode region, and the current which flows in the series circuit decreases. Then, the voltages ( $V_{gi} - V_{di}$ ) applying to the gate-source of compensation NMOS transistors  $219_1, 219_2, \dots, 219_n$  increase. And the flow of the current for the series circuit of compensation NMOS transistors  $219_1, 219_2, \dots, 219_n$  increases. Namely the current decreasing is supplemented, thereby nearly constantly preserving the sum total of the current in both series circuits. Therefore, in the ~~twelfth-thirteenth~~ embodiment as well, the constant current region is extended to the low-voltage region, and even with a low-voltage semiconductor, the characteristics of the constant-current source are improved. Moreover, the constant-current source of a series connection can alleviate the dependency of the drain-source voltage of the constant current of the pentode region.

[73] Figure 18 is a circuit diagram of a ~~thirteenth-fourteenth~~ embodiment of a current source circuit of the present invention. In the ~~thirteenth-fourteenth~~ embodiment, PMOS transistors are employed. The power source is formed from PMOS transistors  $218_1, 218_2, \dots, 218_n$  and the corrective circuits are formed from PMOS transistors  $212_1, 212_2, \dots,$

and 212<sub>n</sub>. Accordingly, the operation and result of the ~~thirteenth-fourteenth~~ embodiment is similar to that of the ~~twelfth-thirteenth~~ embodiment.

[74] Various modifications will become possible for those skilled in the art after receiving the teaching of the present disclosure without departing from the scope thereof.

## ABSTRACT OF THE ~~INVENTION~~ DISCLOSURE

A current mirror circuit ~~that~~ provides an excellent current that does not deteriorate, even when the power source is a lower supply voltage. A mirror current flows in a first MOS transistor when a constant current flows in the MOS transistor from a current source. A subtracter outputs the difference between voltage  $V_{g1}$  of the gate of the MOS transistor and voltage  $V_{d1}$  of the drain, and applies this difference to the gate of a second MOS transistor. When the power-supply voltage of this circuit becomes a lower supply voltage and the absolute value of  $V_{d1}$  decreases, the MOS transistors enter the triode region, and the mirror current decreases. ~~when~~ When the absolute value of  $V_{d1}$  decreases, because the difference between  $V_{g1}$  and  $V_{d1}$  becomes larger, the drain current of the second MOS transistor increases, and the amount by which the mirror current decreases is counterbalanced.